专利名称：MEMORY SYSTEM AND CONTROL METHOD
THEREOF
发明人：KAZUYA KITSUNAI,Shinichi Kanno,Hirokuni
Yano,Toshikatsu Hida,Junji Yano
申请号：US12778484申请日：20100512
公开号：US20100223424A1公开日：20100902
专利附图：
摘要：A memory system includes a nonvolatile memory including a plurality of blocksas data erase units, a measuring unit which measures an erase time at which data of each
block is erased, and a block controller which writes data supplied from at least anexterior into a first block which is set in a free state and whose erase time is oldest.
申请人：KAZUYA KITSUNAI,Shinichi Kanno,Hirokuni Yano,Toshikatsu Hida,Junji Yano
地址：Kawasaki-shi JP,Minato-ku JP,Minato-ku JP,Minato-ku JP,Minato-ku JP
国籍：JP,JP,JP,JP,JP
更多信息请下载全文后查看
因篇幅问题不能全部显示，请点此查看更多更全内容