Bus interface with a first-in-first-out memory

专利名称：Bus interface with a first-in-first-out memory发明人：Gilbert Wolrich,Debra Bernstein,Matthew J.

Adiletta

申请号：US10664202申请日：20030916公开号：US06895457B2公开日：20050517

专利附图：

摘要：A system includes a multithreaded processor. The multithreaded processorincludes a plurality of microengines, a memory controller, a first bus interface and asecond bus interface. The second bus interface includes a first-in-first-out memory with a

plurality of elements to store packet data and packet status. The system also includes asystem bus coupled to the first bus interface and a network bus coupled to the secondbus interface.

申请人：Gilbert Wolrich,Debra Bernstein,Matthew J. Adiletta

地址：Framingham MA US,Sudbury MA US,Worc. MA US

国籍：US,US,US

代理机构：Fish & Richardson P.C.

更多信息请下载全文后查看